Parallel efforts have focused on reducing the lookup table (LUT) counts in FPGA-based Mealy ... Finite State Machine Optimization and Logic Synthesis Publication Trend The graph below shows ...