When talking about microcontrollers and embedded software, the term interrupt often appears.Timer interrupts, external ...
AMD and Intel recently started changing how the x86 chip architecture will handle exceptions. Linus Torvalds, in turn, gave his take on their new approach for forthcoming generations of CPUs. Torvalds ...
Just as you can often treat device registers as a memory-mapped struct, you can treat an interrupt vector as a memory-mapped array. In my last column, I suggested that you use casts sparingly and with ...
Introduction ===== On newer generations of AMD processors, the IOMMU AVIC/x2AVIC feature can be enabled using the Guest APIC Physical Processor Interrupt (GAPPI) mode, which is an alternative for ...
The software-interrupt mechanism is one of the oldest parts in the kernel; arguably, the basic design behind it predates Linux itself. Software interrupts can get in the way of other work so, for ...
Receive Segment Coalescing (RSC) is not a new idea. Microsoft introduced it in Windows Server 2012 to reduce the networking workload on the server CPU. Each network packet produces a processor ...
Performance is a topic that never strays far from the mind of most embedded systems developers. However, relatively speaking, many of us have it easy. We develop soft real-time systems in which a few ...
When you start to work with multiple inputs that mean a range of different things, input really becomes a challenge. You can control much of the complexity using finite state machines and similar ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results