EDA and IP startup Silistix is unveiling tools that it claims will free IC designers from slavery to a single system clock by allowing them to stitch together IC design blocks with the company's ...
FIFO (First In First Out) is a buffer that stores data in a way that data stored first comes out of the buffer first. Asynchronous FIFO is most widely used in the System-on-Chip (SoC) designs for data ...
Two companies at the Embedded Systems Conference this week have similar objectives, but for very different technologies. Coventor, a vendor of CAD and analysis tools for creating MEMS devices, ...
Synchronous interfaces involve a single clock domain and are relatively easy to design. However, at times, it is advantageous and necessary to have an asynchronous interface between peripherals for ...
In the proper context, asynchronous logic in SoC design today can provide benefits. But what about impact on design tools and flows? In the right situation, using asynchronous logic makes a lot of ...
Wire delay is beginning to dominate gate delay in current CMOS technologies. According to Moore’s Law by 2016 CMOS feature size should be on the order of 22 nm with clock frequencies reaching around ...
It used to be that designing hardware required schematics and designing software required code. Sure, a lot of people could jump back and forth, but it was clearly a different discipline. Today, a lot ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback